JournalTOCs

About Help News

Journal of Electronic Packaging
Journal Prestige (SJR): 0.569

Citation Impact (citeScore): 2
Number of Followers: 15

Full-text available via subscription

Subscription journal
ISSN (Print) 1528-9044 - ISSN (Online) 1043-7398
Published by ASME International

[25 journals]

Analytical Multi-Parametric Design Optimization for the Miniaturization of
Flip-Chip Package
- Free pre-print version: Loading...
  Rate this result: What is this?
  
  Please help us test our new pre-print finding feature by giving the pre-print link a rating.
  A 5 star rating indicates the linked pre-print has the exact same content as the published article.
  
  Authors: Ng F; Abas M.
  First page: 041009
  Abstract: AbstractRecent advances in the micro-electronics industry have increased the demand for smaller and more compact package devices with higher performance. This paper presents an analytical multiparametric design optimization approach for the miniaturization of flip-chip package, while considering the filling time of the subsequent underfill encapsulation process. The design optimization approach was based on the latest regional segregation-based analytical filling time model. Numerical simulation was conducted to verify the governed analytical model. The discrepancies in the filling times are less than 9.9%, and the predicted critical bump pitch has a low deviation of 4.1%, affirming that both the analytical and numerical models were in great consensus. The variation effects of bump pitch, gap height, and contact angle on the filling time were analyzed and discussed thoroughly. Both the critical bump pitch and the critical gap height were computed and fitted into respective empirical equations. Subsequently, a new multiparametric design optimization approach based on the thresholding and criticality of underfill parameters was proposed to determine the optimum parameters that yield to the most compact flip-chip package with acceptable low filling time during the encapsulation process. Lastly, this proposed optimization technique was tested on the four flip-chips used in a previously published underfill experiment.
  PubDate: Thu, 01 Dec 2022 00:00:00 GMT
  DOI: 10.1115/1.4052920
  Issue No: Vol. 144, No. 4 (2022)

JournalTOCs
School of Mathematical and Computer Sciences
Heriot-Watt University
Edinburgh, EH14 4AS, UK
Email: journaltocs@hw.ac.uk
Tel: +00 44 (0)131 4513762

Your IP address: 100.24.115.215

Home (Search)
API
About JournalTOCs
News (blog, publications)