for Journals by Title or ISSN
for Articles by Keywords
help

Publisher: Hindawi   (Total: 333 journals)

 A  B  C  D  E  F  G  H  I  J  K  L  M  N  O  P  Q  R  S  T  U  V  W  X  Y  Z  

        1 2 | Last   [Sort by number of followers]   [Restore default list]

Showing 1 - 200 of 333 Journals sorted alphabetically
Abstract and Applied Analysis     Open Access   (Followers: 3, SJR: 0.512, h-index: 32)
Active and Passive Electronic Components     Open Access   (Followers: 7, SJR: 0.157, h-index: 15)
Advances in Acoustics and Vibration     Open Access   (Followers: 24, SJR: 0.259, h-index: 6)
Advances in Agriculture     Open Access   (Followers: 7)
Advances in Artificial Intelligence     Open Access   (Followers: 14)
Advances in Artificial Neural Systems     Open Access   (Followers: 3)
Advances in Astronomy     Open Access   (Followers: 34, SJR: 0.351, h-index: 17)
Advances in Bioinformatics     Open Access   (Followers: 18, SJR: 0.421, h-index: 8)
Advances in Biology     Open Access   (Followers: 8)
Advances in Chemistry     Open Access   (Followers: 11)
Advances in Civil Engineering     Open Access   (Followers: 32, SJR: 0.338, h-index: 8)
Advances in Condensed Matter Physics     Open Access   (Followers: 8, SJR: 0.248, h-index: 10)
Advances in Decision Sciences     Open Access   (Followers: 4, SJR: 0.231, h-index: 6)
Advances in Ecology     Open Access   (Followers: 13)
Advances in Electrical Engineering     Open Access   (Followers: 17)
Advances in Endocrinology     Open Access   (Followers: 1)
Advances in Fuzzy Systems     Open Access   (Followers: 5, SJR: 0.258, h-index: 7)
Advances in Hematology     Open Access   (Followers: 9, SJR: 0.892, h-index: 18)
Advances in High Energy Physics     Open Access   (Followers: 21, SJR: 0.892, h-index: 19)
Advances in Human-Computer Interaction     Open Access   (Followers: 19, SJR: 0.439, h-index: 9)
Advances in Materials Science and Engineering     Open Access   (Followers: 28, SJR: 0.263, h-index: 11)
Advances in Mathematical Physics     Open Access   (Followers: 6, SJR: 0.332, h-index: 10)
Advances in Medicine     Open Access   (Followers: 3)
Advances in Meteorology     Open Access   (Followers: 18, SJR: 0.498, h-index: 10)
Advances in Multimedia     Open Access   (Followers: 2, SJR: 0.191, h-index: 10)
Advances in Neuroscience     Open Access   (Followers: 7)
Advances in Nonlinear Optics     Open Access   (Followers: 4)
Advances in Numerical Analysis     Open Access   (Followers: 3)
Advances in Nursing     Open Access   (Followers: 21)
Advances in Operations Research     Open Access   (Followers: 11, SJR: 0.343, h-index: 7)
Advances in Optical Technologies     Open Access   (Followers: 3, SJR: 0.283, h-index: 16)
Advances in OptoElectronics     Open Access   (Followers: 5, SJR: 0.973, h-index: 16)
Advances in Orthopedic Surgery     Open Access   (Followers: 9)
Advances in Orthopedics     Open Access   (Followers: 9)
Advances in Pharmacological Sciences     Open Access   (Followers: 5, SJR: 0.695, h-index: 13)
Advances in Physical Chemistry     Open Access   (Followers: 11, SJR: 0.297, h-index: 7)
Advances in Power Electronics     Open Access   (Followers: 20, SJR: 0.26, h-index: 6)
Advances in Preventive Medicine     Open Access   (Followers: 5)
Advances in Public Health     Open Access   (Followers: 19)
Advances in Software Engineering     Open Access   (Followers: 10)
Advances in Tribology     Open Access   (Followers: 10, SJR: 0.267, h-index: 6)
Advances in Urology     Open Access   (Followers: 10, SJR: 0.629, h-index: 16)
Advances in Virology     Open Access   (Followers: 6, SJR: 1.04, h-index: 12)
AIDS Research and Treatment     Open Access   (Followers: 3, SJR: 1.125, h-index: 14)
Analytical Cellular Pathology     Open Access   (Followers: 1, SJR: 0.334, h-index: 12)
Anatomy Research Intl.     Open Access   (Followers: 1)
Anemia     Open Access   (Followers: 4, SJR: 0.991, h-index: 11)
Anesthesiology Research and Practice     Open Access   (Followers: 13, SJR: 0.513, h-index: 12)
Applied and Environmental Soil Science     Open Access   (Followers: 15, SJR: 0.53, h-index: 9)
Applied Bionics and Biomechanics     Open Access   (Followers: 8, SJR: 0.23, h-index: 13)
Applied Computational Intelligence and Soft Computing     Open Access   (Followers: 12)
Archaea     Open Access   (Followers: 3, SJR: 1.248, h-index: 27)
Arthritis     Open Access   (Followers: 4)
Autism Research and Treatment     Open Access   (Followers: 29)
Autoimmune Diseases     Open Access   (Followers: 3, SJR: 0.909, h-index: 17)
Behavioural Neurology     Open Access   (Followers: 7, SJR: 0.696, h-index: 34)
Biochemistry Research Intl.     Open Access   (Followers: 6, SJR: 1.085, h-index: 17)
Bioinorganic Chemistry and Applications     Open Access   (Followers: 9, SJR: 0.286, h-index: 19)
BioMed Research Intl.     Open Access   (Followers: 7, SJR: 0.725, h-index: 59)
Biotechnology Research Intl.     Open Access   (Followers: 2)
Bone Marrow Research     Open Access   (Followers: 1)
Canadian J. of Gastroenterology & Hepatology     Open Access   (Followers: 3, SJR: 0.856, h-index: 53)
Canadian J. of Infectious Diseases and Medical Microbiology     Open Access   (Followers: 3, SJR: 0.409, h-index: 25)
Canadian Respiratory J.     Open Access   (SJR: 0.503, h-index: 42)
Cardiology Research and Practice     Open Access   (Followers: 7, SJR: 0.941, h-index: 17)
Cardiovascular Psychiatry and Neurology     Open Access   (Followers: 4, SJR: 1.091, h-index: 14)
Case Reports in Anesthesiology     Open Access   (Followers: 10)
Case Reports in Cardiology     Open Access   (Followers: 2)
Case Reports in Critical Care     Open Access   (Followers: 8)
Case Reports in Dentistry     Open Access   (Followers: 3)
Case Reports in Dermatological Medicine     Open Access   (Followers: 2)
Case Reports in Emergency Medicine     Open Access   (Followers: 13)
Case Reports in Endocrinology     Open Access   (SJR: 0.326, h-index: 1)
Case Reports in Gastrointestinal Medicine     Open Access   (Followers: 3)
Case Reports in Genetics     Open Access   (Followers: 1)
Case Reports in Hematology     Open Access   (Followers: 2)
Case Reports in Hepatology     Open Access   (Followers: 1)
Case Reports in Immunology     Open Access   (Followers: 4)
Case Reports in Infectious Diseases     Open Access   (Followers: 5)
Case Reports in Medicine     Open Access   (Followers: 3)
Case Reports in Nephrology     Open Access   (Followers: 4)
Case Reports in Neurological Medicine     Open Access   (Followers: 1)
Case Reports in Obstetrics and Gynecology     Open Access   (Followers: 10)
Case Reports in Oncological Medicine     Open Access   (Followers: 2)
Case Reports in Ophthalmological Medicine     Open Access   (Followers: 2)
Case Reports in Orthopedics     Open Access   (Followers: 7)
Case Reports in Otolaryngology     Open Access   (Followers: 5)
Case Reports in Pathology     Open Access   (Followers: 3)
Case Reports in Pediatrics     Open Access   (Followers: 5)
Case Reports in Psychiatry     Open Access   (Followers: 10)
Case Reports in Pulmonology     Open Access   (Followers: 2)
Case Reports in Radiology     Open Access   (Followers: 8)
Case Reports in Rheumatology     Open Access   (Followers: 4)
Case Reports in Surgery     Open Access   (Followers: 7)
Case Reports in Transplantation     Open Access  
Case Reports in Urology     Open Access   (Followers: 8)
Case Reports in Vascular Medicine     Open Access  
Case Reports in Veterinary Medicine     Open Access   (Followers: 5)
Chemotherapy Research and Practice     Open Access   (Followers: 1)
Child Development Research     Open Access   (Followers: 13)
Chinese J. of Engineering     Open Access   (Followers: 2)
Chinese J. of Mathematics     Open Access  
Cholesterol     Open Access   (Followers: 1, SJR: 0.906, h-index: 12)
Chromatography Research Intl.     Open Access   (Followers: 7)
Computational and Mathematical Methods in Medicine     Open Access   (Followers: 2, SJR: 0.415, h-index: 22)
Computational Intelligence and Neuroscience     Open Access   (Followers: 9, SJR: 0.232, h-index: 30)
Critical Care Research and Practice     Open Access   (Followers: 9, SJR: 0.916, h-index: 14)
Current Gerontology and Geriatrics Research     Open Access   (Followers: 9, SJR: 0.8, h-index: 12)
Dataset Papers in Science     Open Access  
Depression Research and Treatment     Open Access   (Followers: 13, SJR: 0.77, h-index: 11)
Dermatology Research and Practice     Open Access   (Followers: 2, SJR: 0.576, h-index: 15)
Diagnostic and Therapeutic Endoscopy     Open Access   (SJR: 0.651, h-index: 18)
Discrete Dynamics in Nature and Society     Open Access   (Followers: 5, SJR: 0.323, h-index: 24)
Disease Markers     Open Access   (Followers: 1, SJR: 0.774, h-index: 49)
Economics Research Intl.     Open Access   (Followers: 2)
Education Research Intl.     Open Access   (Followers: 18)
Emergency Medicine Intl.     Open Access   (Followers: 6)
Enzyme Research     Open Access   (Followers: 4, SJR: 0.457, h-index: 18)
Epidemiology Research Intl.     Open Access   (Followers: 10)
Epilepsy Research and Treatment     Open Access   (Followers: 3)
Evidence-based Complementary and Alternative Medicine     Open Access   (Followers: 18, SJR: 0.615, h-index: 50)
Experimental Diabetes Research     Open Access   (Followers: 11, SJR: 1.591, h-index: 30)
Gastroenterology Research and Practice     Open Access   (Followers: 4, SJR: 0.664, h-index: 21)
Genetics Research Intl.     Open Access   (Followers: 1)
Hepatitis Research and Treatment     Open Access   (Followers: 6)
HPB Surgery     Open Access   (Followers: 5, SJR: 0.798, h-index: 22)
Indian J. of Materials Science     Open Access  
Infectious Diseases in Obstetrics and Gynecology     Open Access   (Followers: 7, SJR: 0.976, h-index: 34)
Influenza Research and Treatment     Open Access   (Followers: 2)
Interdisciplinary Perspectives on Infectious Diseases     Open Access   (Followers: 2, SJR: 0.763, h-index: 15)
Intl. J. of Aerospace Engineering     Open Access   (Followers: 64, SJR: 0.241, h-index: 6)
Intl. J. of Agronomy     Open Access   (Followers: 8, SJR: 0.223, h-index: 2)
Intl. J. of Alzheimer's Disease     Open Access   (Followers: 11, SJR: 1.193, h-index: 25)
Intl. J. of Analysis     Open Access  
Intl. J. of Analytical Chemistry     Open Access   (Followers: 21, SJR: 0.157, h-index: 2)
Intl. J. of Antennas and Propagation     Open Access   (Followers: 9, SJR: 0.385, h-index: 15)
Intl. J. of Atmospheric Sciences     Open Access   (Followers: 23)
Intl. J. of Bacteriology     Open Access  
Intl. J. of Biodiversity     Open Access   (Followers: 4)
Intl. J. of Biomaterials     Open Access   (Followers: 5, SJR: 0.485, h-index: 10)
Intl. J. of Biomedical Imaging     Open Access   (Followers: 5, SJR: 0.581, h-index: 23)
Intl. J. of Breast Cancer     Open Access   (Followers: 12)
Intl. J. of Carbohydrate Chemistry     Open Access   (Followers: 7)
Intl. J. of Cell Biology     Open Access   (Followers: 4, SJR: 2.658, h-index: 25)
Intl. J. of Chemical Engineering     Open Access   (Followers: 7, SJR: 0.361, h-index: 10)
Intl. J. of Chronic Diseases     Open Access   (Followers: 1)
Intl. J. of Combinatorics     Open Access   (Followers: 1)
Intl. J. of Computer Games Technology     Open Access   (Followers: 11, SJR: 0.213, h-index: 12)
Intl. J. of Corrosion     Open Access   (Followers: 10, SJR: 0.19, h-index: 7)
Intl. J. of Dentistry     Open Access   (Followers: 6, SJR: 0.558, h-index: 11)
Intl. J. of Differential Equations     Open Access   (Followers: 6, SJR: 0.363, h-index: 11)
Intl. J. of Digital Multimedia Broadcasting     Open Access   (Followers: 5, SJR: 0.144, h-index: 10)
Intl. J. of Ecology     Open Access   (Followers: 7, SJR: 0.8, h-index: 11)
Intl. J. of Electrochemistry     Open Access   (Followers: 6)
Intl. J. of Endocrinology     Open Access   (Followers: 3, SJR: 0.961, h-index: 24)
Intl. J. of Engineering Mathematics     Open Access   (Followers: 3)
Intl. J. of Evolutionary Biology     Open Access   (Followers: 9)
Intl. J. of Family Medicine     Open Access   (Followers: 2)
Intl. J. of Food Science     Open Access   (Followers: 3)
Intl. J. of Forestry Research     Open Access   (Followers: 4)
Intl. J. of Genomics     Open Access   (Followers: 2, SJR: 0.721, h-index: 7)
Intl. J. of Geophysics     Open Access   (Followers: 5, SJR: 0.416, h-index: 8)
Intl. J. of Hepatology     Open Access   (Followers: 3)
Intl. J. of Hypertension     Open Access   (Followers: 5, SJR: 0.823, h-index: 20)
Intl. J. of Inflammation     Open Access   (SJR: 0.876, h-index: 14)
Intl. J. of Inorganic Chemistry     Open Access   (Followers: 2)
Intl. J. of Manufacturing Engineering     Open Access   (Followers: 2)
Intl. J. of Mathematics and Mathematical Sciences     Open Access   (Followers: 3, SJR: 0.346, h-index: 27)
Intl. J. of Medicinal Chemistry     Open Access   (Followers: 6)
Intl. J. of Metals     Open Access   (Followers: 4)
Intl. J. of Microbiology     Open Access   (Followers: 5, SJR: 1.006, h-index: 18)
Intl. J. of Microwave Science and Technology     Open Access   (Followers: 4, SJR: 0.167, h-index: 5)
Intl. J. of Molecular Imaging     Open Access  
Intl. J. of Navigation and Observation     Open Access   (Followers: 19, SJR: 0.411, h-index: 7)
Intl. J. of Nephrology     Open Access   (Followers: 2, SJR: 0.926, h-index: 14)
Intl. J. of Oceanography     Open Access   (Followers: 8)
Intl. J. of Optics     Open Access   (Followers: 6, SJR: 0.262, h-index: 7)
Intl. J. of Otolaryngology     Open Access   (Followers: 1)
Intl. J. of Pediatrics     Open Access   (Followers: 4)
Intl. J. of Peptides     Open Access   (Followers: 4, SJR: 0.73, h-index: 16)
Intl. J. of Photoenergy     Open Access   (Followers: 2, SJR: 0.348, h-index: 28)
Intl. J. of Plant Genomics     Open Access   (Followers: 4, SJR: 1.578, h-index: 20)
Intl. J. of Polymer Science     Open Access   (Followers: 23, SJR: 0.265, h-index: 11)
Intl. J. of Population Research     Open Access   (Followers: 1)
Intl. J. of Proteomics     Open Access   (Followers: 1)
Intl. J. of Quality, Statistics, and Reliability     Open Access   (Followers: 12, SJR: 0.345, h-index: 4)
Intl. J. of Reconfigurable Computing     Open Access   (SJR: 0.182, h-index: 8)
Intl. J. of Reproductive Medicine     Open Access   (Followers: 5)
Intl. J. of Rheumatology     Open Access   (Followers: 4, SJR: 1.015, h-index: 18)
Intl. J. of Rotating Machinery     Open Access   (Followers: 2, SJR: 0.402, h-index: 19)
Intl. J. of Spectroscopy     Open Access   (Followers: 8)
Intl. J. of Stochastic Analysis     Open Access   (Followers: 4, SJR: 0.234, h-index: 19)
Intl. J. of Surgical Oncology     Open Access   (Followers: 1, SJR: 0.753, h-index: 11)
Intl. J. of Telemedicine and Applications     Open Access   (Followers: 3, SJR: 0.757, h-index: 14)
Intl. J. of Vascular Medicine     Open Access   (SJR: 0.865, h-index: 16)
Intl. J. of Vehicular Technology     Open Access   (Followers: 4, SJR: 0.169, h-index: 6)
Intl. J. of Zoology     Open Access   (Followers: 2, SJR: 0.389, h-index: 8)
Intl. Scholarly Research Notices     Open Access   (Followers: 189)
ISRN Astronomy and Astrophysics     Open Access   (Followers: 7)
J. of Addiction     Open Access   (Followers: 9)

        1 2 | Last   [Sort by number of followers]   [Restore default list]

Journal Cover International Journal of Reconfigurable Computing
  [SJR: 0.182]   [H-I: 8]   [0 followers]  Follow
    
  This is an Open Access Journal Open Access journal
   ISSN (Print) 1687-7195 - ISSN (Online) 1687-7209
   Published by Hindawi Homepage  [333 journals]
  • Efficient Realization of BCD Multipliers Using FPGAs

    • Abstract: In this paper, a novel BCD multiplier approach is proposed. The main highlight of the proposed architecture is the generation of the partial products and parallel binary operations based on 2-digit columns. 1 × 1-digit multipliers used for the partial product generation are implemented directly by 4-bit binary multipliers without any code conversion. The binary results of the 1 × 1-digit multiplications are organized according to their two-digit positions to generate the 2-digit column-based partial products. A binary-decimal compressor structure is developed and used for partial product reduction. These reduced partial products are added in optimized 6-LUT BCD adders. The parallel binary operations and the improved BCD addition result in improved performance and reduced resource usage. The proposed approach was implemented on Xilinx Virtex-5 and Virtex-6 FPGAs with emphasis on the critical path delay reduction. Pipelined BCD multipliers were implemented for 4 × 4, 8 × 8, and 16 × 16-digit multipliers. Our realizations achieve an increase in speed by up to 22% and a reduction of LUT count by up to 14% over previously reported results.
      PubDate: Mon, 06 Mar 2017 09:06:56 +000
       
  • Fuzzy Logic Based Hardware Accelerator with Partially Reconfigurable
           Defuzzification Stage for Image Edge Detection

    • Abstract: In this paper, the design and the implementation of a pipelined hardware accelerator based on a fuzzy logic approach for an edge detection system are presented. The fuzzy system comprises a preprocessing stage, a fuzzifier with four fuzzy inputs, an inference system with seven rules, and a defuzzification stage delivering a single crisp output, which represents the intensity value of a pixel in the output image. The hardware accelerator consists of seven stages with one clock cycle latency per stage. The defuzzification stage was implemented using three different defuzzification methods. These methods are the mean of maxima, the smallest of maxima, and the largest of maxima. The defuzzification modules are interchangeable while the system runs using partial reconfiguration design methodology. System development was carried out using Vivado High-Level Synthesis, Vivado Design Suite, Vivado Simulator, and a set of Xilinx 7000 FPGA devices. Depending upon the speed grade of the device that is employed, the system can operate at a frequency range from 83 MHz to 125 MHz. Its peak performance is up to 58 high definition frames per second. A comparison of this system’s performance and its software counterpart shows a significant speedup in the magnitude of hundred thousand times.
      PubDate: Wed, 01 Mar 2017 08:09:44 +000
       
  • Operating System Concepts for Reconfigurable Computing: Review and Survey

    • Abstract: One of the key future challenges for reconfigurable computing is to enable higher design productivity and a more easy way to use reconfigurable computing systems for users that are unfamiliar with the underlying concepts. One way of doing this is to provide standardization and abstraction, usually supported and enforced by an operating system. This article gives historical review and a summary on ideas and key concepts to include reconfigurable computing aspects in operating systems. The article also presents an overview on published and available operating systems targeting the area of reconfigurable computing. The purpose of this article is to identify and summarize common patterns among those systems that can be seen as de facto standard. Furthermore, open problems, not covered by these already available systems, are identified.
      PubDate: Wed, 30 Nov 2016 12:45:18 +000
       
  • Comment on “High Efficiency Generalized Parallel Counters for Look-Up
           Table Based FPGAs”

    • Abstract: This brief points out some problems when mapping the optimized GPCs using the heuristic of the paper above. A thorough analysis revealed that a significant number of additional LUTs are required to route the signals when mapping the optimized designs on current FPGAs. Taking these resources into account, the optimized GPCs require at least the same resources as previous state of the art.
      PubDate: Wed, 14 Sep 2016 09:53:28 +000
       
  • An Efficient FPGA Implementation of Optimized Anisotropic Diffusion
           Filtering of Images

    • Abstract: Digital image processing is an exciting area of research with a variety of applications including medical, surveillance security systems, defence, and space applications. Noise removal as a preprocessing step helps to improve the performance of the signal processing algorithms, thereby enhancing image quality. Anisotropic diffusion filtering proposed by Perona and Malik can be used as an edge-preserving smoother, removing high-frequency components of images without blurring their edges. In this paper, we present the FPGA implementation of an edge-preserving anisotropic diffusion filter for digital images. The designed architecture completely replaced the convolution operation and implemented the same using simple arithmetic subtraction of the neighboring intensities within a kernel, preceded by multiple operations in parallel within the kernel. To improve the image reconstruction quality, the diffusion coefficient parameter, responsible for controlling the filtering process, has been properly analyzed. Its signal behavior has been studied by subsequently scaling and differentiating the signal. The hardware implementation of the proposed design shows better performance in terms of reconstruction quality and accelerated performance with respect to its software implementation. It also reduces computation, power consumption, and resource utilization with respect to other related works.
      PubDate: Mon, 18 Jul 2016 16:08:39 +000
       
  • FPGA Based High Speed SPA Resistant Elliptic Curve Scalar Multiplier
           Architecture

    • Abstract: The higher computational complexity of an elliptic curve scalar point multiplication operation limits its implementation on general purpose processors. Dedicated hardware architectures are essential to reduce the computational time, which results in a substantial increase in the performance of associated cryptographic protocols. This paper presents a unified architecture to compute modular addition, subtraction, and multiplication operations over a finite field of large prime characteristic . Subsequently, dual instances of the unified architecture are utilized in the design of high speed elliptic curve scalar multiplier architecture. The proposed architecture is synthesized and implemented on several different Xilinx FPGA platforms for different field sizes. The proposed design computes a 192-bit elliptic curve scalar multiplication in 2.3 ms on Virtex-4 FPGA platform. It is 34 faster and requires 40 fewer clock cycles for elliptic curve scalar multiplication and consumes considerable fewer FPGA slices as compared to the other existing designs. The proposed design is also resistant to the timing and simple power analysis (SPA) attacks; therefore it is a good choice in the construction of fast and secure elliptic curve based cryptographic protocols.
      PubDate: Sun, 10 Jul 2016 06:38:44 +000
       
  • An Accelerating Solution for -Body MOND Simulation with FPGA-SoC

    • Abstract: As a modified-gravity proposal to handle the dark matter problem on galactic scales, Modified Newtonian Dynamics (MOND) has shown a great success. However, the -body MOND simulation is quite challenged by its computation complexity, which appeals to acceleration of the simulation calculation. In this paper, we present a highly integrated accelerating solution for -body MOND simulations. By using the FPGA-SoC, which integrates both FPGA and SoC (system on chip) in one chip, our solution exhibits potentials for better performance, higher integration, and lower power consumption. To handle the calculation bottleneck of potential summation, on one hand, we develop a strategy to simplify the pipeline, in which the square calculation task is conducted by the DSP48E1 of Xilinx 7 series FPGAs, so as to reduce the logic resource utilization of each pipeline; on the other hand, advantages of particle-mesh scheme are taken to overcome the bottleneck on bandwidth. Our experiment results show that 2 more pipelines can be integrated in Zynq-7020 FPGA-SoC with the simplified pipeline, and the bandwidth requirement is reduced significantly. Furthermore, our accelerating solution has a full range of advantages over different processors. Compared with GPU, our work is about 10 times better in performance per watt and 50% better in performance per cost.
      PubDate: Sun, 12 Jun 2016 10:46:16 +000
       
  • An FPGA-Based Quantum Computing Emulation Framework Based on
           Serial-Parallel Architecture

    • Abstract: Hardware emulation of quantum systems can mimic more efficiently the parallel behaviour of quantum computations, thus allowing higher processing speed-up than software simulations. In this paper, an efficient hardware emulation method that employs a serial-parallel hardware architecture targeted for field programmable gate array (FPGA) is proposed. Quantum Fourier transform and Grover’s search are chosen as case studies in this work since they are the core of many useful quantum algorithms. Experimental work shows that, with the proposed emulation architecture, a linear reduction in resource utilization is attained against the pipeline implementations proposed in prior works. The proposed work contributes to the formulation of a proof-of-concept baseline FPGA emulation framework with optimization on datapath designs that can be extended to emulate practical large-scale quantum circuits.
      PubDate: Thu, 07 Apr 2016 07:59:21 +000
       
  • FPGA-Based Real-Time Moving Target Detection System for Unmanned Aerial
           Vehicle Application

    • Abstract: Moving target detection is the most common task for Unmanned Aerial Vehicle (UAV) to find and track object of interest from a bird’s eye view in mobile aerial surveillance for civilian applications such as search and rescue operation. The complex detection algorithm can be implemented in a real-time embedded system using Field Programmable Gate Array (FPGA). This paper presents the development of real-time moving target detection System-on-Chip (SoC) using FPGA for deployment on a UAV. The detection algorithm utilizes area-based image registration technique which includes motion estimation and object segmentation processes. The moving target detection system has been prototyped on a low-cost Terasic DE2-115 board mounted with TRDB-D5M camera. The system consists of Nios II processor and stream-oriented dedicated hardware accelerators running at 100 MHz clock rate, achieving 30-frame per second processing speed for 640 × 480 pixels’ resolution greyscale videos.
      PubDate: Mon, 04 Apr 2016 11:35:00 +000
       
  • Modules for Pipelined Mixed Radix FFT Processors

    • Abstract: A set of soft IP cores for the Winograd -point fast Fourier transform (FFT) is considered. The cores are designed by the method of spatial SDF mapping into the hardware, which provides the minimized hardware volume at the cost of slowdown of the algorithm by times. Their clock frequency is equal to the data sampling frequency. The cores are intended for the high-speed pipelined FFT processors, which are implemented in FPGA.
      PubDate: Tue, 22 Mar 2016 10:44:59 +000
       
  • How to Efficiently Reconfigure Tunable Lookup Tables for Dynamic Circuit
           Specialization

    • Abstract: Dynamic Circuit Specialization is used to optimize the implementation of a parameterized application on an FPGA. Instead of implementing the parameters as regular inputs, in the DCS approach these inputs are implemented as constants. When the parameter values change, the design is reoptimized for the new constant values by reconfiguring the FPGA. This allows faster and more resource-efficient implementation but investigations have shown that reconfiguration time is the major limitation for DCS implementation on Xilinx FPGAs. The limitation arises from the use of inefficient reconfiguration methods in conventional DCS implementation. To address this issue, we propose different approaches to reduce the reconfiguration time drastically and improve the reconfiguration speed. In this context, this paper presents the use of custom reconfiguration controllers and custom reconfiguration software drivers, along with placement constraints to shorten the reconfiguration time. Our results show an improvement in the reconfiguration speed by at least a factor 14 by using Xilinx reconfiguration controller along with placement constraints. However, the improvement can go up to a factor 40 with the combination of a custom reconfiguration controller, custom software drivers, and placement constraints. We also observe depreciation in the system’s performance by at least 6% due to placement constraints.
      PubDate: Mon, 21 Mar 2016 07:22:53 +000
       
  • On-Chip Reconfigurable Hardware Accelerators for Popcount Computations

    • Abstract: Popcount computations are widely used in such areas as combinatorial search, data processing, statistical analysis, and bio- and chemical informatics. In many practical problems the size of initial data is very large and increase in throughput is important. The paper suggests two types of hardware accelerators that are (1) designed in FPGAs and (2) implemented in Zynq-7000 all programmable systems-on-chip with partitioning of algorithms that use popcounts between software of ARM Cortex-A9 processing system and advanced programmable logic. A three-level system architecture that includes a general-purpose computer, the problem-specific ARM, and reconfigurable hardware is then proposed. The results of experiments and comparisons with existing benchmarks demonstrate that although throughput of popcount computations is increased in FPGA-based designs interacting with general-purpose computers, communication overheads (in experiments with PCI express) are significant and actual advantages can be gained if not only popcount but also other types of relevant computations are implemented in hardware. The comparison of software/hardware designs for Zynq-7000 all programmable systems-on-chip with pure software implementations in the same Zynq-7000 devices demonstrates increase in performance by a factor ranging from 5 to 19 (taking into account all the involved communication overheads between the programmable logic and the processing systems).
      PubDate: Thu, 10 Mar 2016 14:32:46 +000
       
  • An Efficient Evolutionary Task Scheduling/Binding Framework for
           Reconfigurable Systems

    • Abstract: Several embedded application domains for reconfigurable systems tend to combine frequent changes with high performance demands of their workloads such as image processing, wearable computing, and network processors. Time multiplexing of reconfigurable hardware resources raises a number of new issues, ranging from run-time systems to complex programming models that usually form a reconfigurable operating system (ROS). In this paper, an efficient ROS framework that aids the designer from the early design stages all the way to the actual hardware implementation is proposed and implemented. An efficient reconfigurable platform is implemented along with novel placement/scheduling algorithms. The proposed algorithms tend to reuse hardware tasks to reduce reconfiguration overhead, migrate tasks between software and hardware to efficiently utilize resources, and reduce computation time. A supporting framework for efficient mapping of execution units to task graphs in a run-time reconfigurable system is also designed. The framework utilizes an Island Based Genetic Algorithm flow that optimizes several objectives including performance, area, and power consumption. The proposed Island Based GA framework achieves on average 55.2% improvement over a single-GA implementation and an 80.7% improvement over a baseline random allocation and binding approach.
      PubDate: Mon, 07 Mar 2016 12:06:42 +000
       
  • XOR-FREE Implementation of Convolutional Encoder for Reconfigurable
           Hardware

    • Abstract: This paper presents a novel XOR-FREE algorithm to implement the convolutional encoder using reconfigurable hardware. The approach completely removes the XOR processing of a chosen nonsystematic, feedforward generator polynomial of larger constraint length. The hardware (HW) implementation of new architecture uses Lookup Table (LUT) for storing the parity bits. The design implements architectural reconfigurability by modifying the generator polynomial of the same constraint length and code rate to reduce the design complexity. The proposed architecture reduces the dynamic power up to 30% and improves the hardware cost and propagation delay up to 20% and 32%, respectively. The performance of the proposed architecture is validated in MATLAB Simulink and tested on Zynq-7 series FPGA.
      PubDate: Tue, 23 Feb 2016 13:25:36 +000
       
  • A Scalable Unsegmented Multiport Memory for FPGA-Based Systems

    • Abstract: On-chip multiport memory cores are crucial primitives for many modern high-performance reconfigurable architectures and multicore systems. Previous approaches for scaling memory cores come at the cost of operating frequency, communication overhead, and logic resources without increasing the storage capacity of the memory. In this paper, we present two approaches for designing multiport memory cores that are suitable for reconfigurable accelerators with substantial on-chip memory or complex communication. Our design approaches tackle these challenges by banking RAM blocks and utilizing interconnect networks which allows scaling without sacrificing logic resources. With banking, memory congestion is unavoidable and we evaluate our multiport memory cores under different memory access patterns to gain insights about different design trade-offs. We demonstrate our implementation with up to 256 memory ports using a Xilinx Virtex-7 FPGA. Our experimental results report high throughput memories with resource usage that scales with the number of ports.
      PubDate: Thu, 31 Dec 2015 13:20:44 +000
       
  • Exploring Trade-Offs between Specialized Dataflow Kernels and a Reusable
           Overlay in a Stereo Matching Case Study

    • Abstract: FPGAs are known to permit huge gains in performance and efficiency for suitable applications but still require reduced design efforts and shorter development cycles for wider adoption. In this work, we compare the resulting performance of two design concepts that in different ways promise such increased productivity. As common starting point, we employ a kernel-centric design approach, where computational hotspots in an application are identified and individually accelerated on FPGA. By means of a complex stereo matching application, we evaluate two fundamentally different design philosophies and approaches for implementing the required kernels on FPGAs. In the first implementation approach, we designed individually specialized data flow kernels in a spatial programming language for a Maxeler FPGA platform; in the alternative design approach, we target a vector coprocessor with large vector lengths, which is implemented as a form of programmable overlay on the application FPGAs of a Convey HC-1. We assess both approaches in terms of overall system performance, raw kernel performance, and performance relative to invested resources. After compensating for the effects of the underlying hardware platforms, the specialized dataflow kernels on the Maxeler platform are around 3x faster than kernels executing on the Convey vector coprocessor. In our concrete scenario, due to trade-offs between reconfiguration overheads and exposed parallelism, the advantage of specialized dataflow kernels is reduced to around 2.5x.
      PubDate: Wed, 30 Dec 2015 11:48:26 +000
       
  • AC_ICAP: A Flexible High Speed ICAP Controller

    • Abstract: The Internal Configuration Access Port (ICAP) is the core component of any dynamic partial reconfigurable system implemented in Xilinx SRAM-based Field Programmable Gate Arrays (FPGAs). We developed a new high speed ICAP controller, named AC_ICAP, completely implemented in hardware. In addition to similar solutions to accelerate the management of partial bitstreams and frames, AC_ICAP also supports run-time reconfiguration of LUTs without requiring precomputed partial bitstreams. This last characteristic was possible by performing reverse engineering on the bitstream. Besides, we adapted this hardware-based solution to provide IP cores accessible from the MicroBlaze processor. To this end, the controller was extended and three versions were implemented to evaluate its performance when connected to Peripheral Local Bus (PLB), Fast Simplex Link (FSL), and AXI interfaces of the processor. In consequence, the controller can exploit the flexibility that the processor offers but taking advantage of the hardware speed-up. It was implemented in both Virtex-5 and Kintex7 FPGAs. Results of reconfiguration time showed that run-time reconfiguration of single LUTs in Virtex-5 devices was performed in less than 5 μs which implies a speed-up of more than 380x compared to the Xilinx XPS_HWICAP controller.
      PubDate: Thu, 17 Dec 2015 09:49:10 +000
       
  • Dynamic Task Distribution Model for On-Chip Reconfigurable High Speed
           Computing System

    • Abstract: Modern embedded systems are being modeled as Reconfigurable High Speed Computing System (RHSCS) where Reconfigurable Hardware, that is, Field Programmable Gate Array (FPGA), and softcore processors configured on FPGA act as computing elements. As system complexity increases, efficient task distribution methodologies are essential to obtain high performance. A dynamic task distribution methodology based on Minimum Laxity First (MLF) policy (DTD-MLF) distributes the tasks of an application dynamically onto RHSCS and utilizes available RHSCS resources effectively. The DTD-MLF methodology takes the advantage of runtime design parameters of an application represented as DAG and considers the attributes of tasks in DAG and computing resources to distribute the tasks of an application onto RHSCS. In this paper, we have described the DTD-MLF model and verified its effectiveness by distributing some of real life benchmark applications onto RHSCS configured on Virtex-5 FPGA device. Some benchmark applications are represented as DAG and are distributed to the resources of RHSCS based on DTD-MLF model. The performance of the MLF based dynamic task distribution methodology is compared with static task distribution methodology. The comparison shows that the dynamic task distribution model with MLF criteria outperforms the static task distribution techniques in terms of schedule length and effective utilization of available RHSCS resources.
      PubDate: Thu, 10 Dec 2015 07:08:20 +000
       
  • An Improved Diffusion Based Placement Algorithm for Reducing Interconnect
           Demand in Congested Regions of FPGAs

    • Abstract: An FPGA has a finite routing capacity due to which a fair number of highly dense circuits fail to map on slightly underresourced architecture. The high-interconnect demand in the congested regions is not met by the available resources as a result of which the circuit becomes unroutable for that particular architecture. In this paper, we present a new placement approach which is based on a natural process called diffusion. Our placer attempts to minimize the routing congestion by evenly disseminating the interconnect demand across an FPGA chip. For the 20 MCNC benchmark circuits, our algorithm reduced the channel width for 15 circuits. The results showed on average ~33% reduction in standard deviation of interconnect usage at an expense of an average ~13% penalty on critical path delay. Maximum channel width gain of ~33% was also observed.
      PubDate: Wed, 11 Nov 2015 12:47:11 +000
       
  • High Efficiency Generalized Parallel Counters for Look-Up Table Based
           FPGAs

    • Abstract: Generalized parallel counters (GPCs) are used in constructing high speed compressor trees. Prior work has focused on utilizing the fast carry chain and mapping the logic onto Look-Up Tables (LUTs). This mapping is not optimal in the sense that the LUT fabric is not fully utilized. This results in low efficiency GPCs. In this work, we present a heuristic that efficiently maps the GPC logic onto the LUT fabric. We have used our heuristic on various GPCs and have achieved an improvement in efficiency ranging from 33% to 100% in most of the cases. Experimental results using Xilinx 5th-, 6th-, and 7th-generation FPGAs and Stratix IV and V devices from Altera show a considerable reduction in resources utilization and dynamic power dissipation, for almost the same critical path delay. We have also implemented GPC-based FIR filters on 7th-generation Xilinx FPGAs using our proposed heuristic and compared their performance against conventional implementations. Implementations based on our heuristic show improved performance. Comparisons are also made against filters based on integrated DSP blocks and inherent IP cores from Xilinx. The results show that the proposed heuristic provides performance that is comparable to the structures based on these specialized resources.
      PubDate: Mon, 19 Oct 2015 09:12:02 +000
       
  • Leakage Immune Modified Pass Transistor Based 8T SRAM Cell in Subthreshold
           Region

    • Abstract: The paper presents a novel 8T SRAM cell with access pass gates replaced with modified PMOS pass transistor logic. In comparison to 6T SRAM cell, the proposed cell achieves 3.5x higher read SNM and 2.4x higher write SNM with 16.6% improved SINM (static current noise margin) distribution at the expense of 7x lower WTI (write trip current) at 0.4 V power supply voltage, while maintaining similar stability in hold mode. The proposed 8T SRAM cell shows improvements in terms of 7.735x narrower spread in average standby power, 2.61x less in average (write access time), and 1.07x less in average (read access time) at supply voltage varying from 0.3 V to 0.5 V as compared to 6T SRAM equivalent at 45 nm technology node. Thus, comparative analysis shows that the proposed design has a significant improvement, thereby achieving high cell stability at 45 nm technology node.
      PubDate: Wed, 30 Sep 2015 07:11:37 +000
       
  • Core-Level Modeling and Frequency Prediction for DSP Applications on FPGAs

    • Abstract: Field-programmable gate arrays (FPGAs) provide a promising technology that can improve performance of many high-performance computing and embedded applications. However, unlike software design tools, the relatively immature state of FPGA tools significantly limits productivity and consequently prevents widespread adoption of the technology. For example, the lengthy design-translate-execute (DTE) process often must be iterated to meet the application requirements. Previous works have enabled model-based, design-space exploration to reduce DTE iterations but are limited by a lack of accurate model-based prediction of key design parameters, the most important of which is clock frequency. In this paper, we present a core-level modeling and design (CMD) methodology that enables modeling of FPGA applications at an abstract level and yet produces accurate predictions of parameters such as clock frequency, resource utilization (i.e., area), and latency. We evaluate CMD’s prediction methods using several high-performance DSP applications on various families of FPGAs and show an average clock-frequency prediction error of 3.6%, with a worst-case error of 20.4%, compared to the best of existing high-level prediction methods, 13.9% average error with 48.2% worst-case error. We also demonstrate how such prediction enables accurate design-space exploration without coding in a hardware-description language (HDL), significantly reducing the total design time.
      PubDate: Thu, 03 Sep 2015 10:20:57 +000
       
  • Representing Tactics for Fault Recovery: A Reconfigurable, Modular, and
           Hierarchical Approach

    • Abstract: We show the advantages of modular and hierarchicaldesign in obtaining fault-tolerant software. Modularity enablesthe identification of faulty software units simplifying keyoperations, like software removal and replacement. We describethree approaches to repair faulty software based on replication,namely, Passive Replication, N-Version Replication, and Active Replication,based on modular components. We show that the key construct torepresent these tactics is the ability to make ad hocchanges in software topologies. We consider hierarchical mobilityas a useful operation to introduce new software units forreplacing faulty ones. For illustration purposes, we useconnecton, a hierarchical, modular, and self-modifying softwarespecification formalism, and its implementation in the Desmosframework.
      PubDate: Tue, 16 Jun 2015 10:02:34 +000
       
  • Low Latency Network-on-Chip Router Microarchitecture Using Request Masking
           Technique

    • Abstract: Network-on-Chip (NoC) is fast emerging as an on-chip communication alternative for many-core System-on-Chips (SoCs). However, designing a high performance low latency NoC with low area overhead has remained a challenge. In this paper, we present a two-clock-cycle latency NoC microarchitecture. An efficient request masking technique is proposed to combine virtual channel (VC) allocation with switch allocation nonspeculatively. Our proposed NoC architecture is optimized in terms of area overhead, operating frequency, and quality-of-service (QoS). We evaluate our NoC against CONNECT, an open source low latency NoC design targeted for field-programmable gate array (FPGA). The experimental results on several FPGA devices show that our NoC router outperforms CONNECT with 50% reduction of logic cells (LCs) utilization, while it works with 100% and 35%~20% higher operating frequency compared to the one- and two-clock-cycle latency CONNECT NoC routers, respectively. Moreover, the proposed NoC router achieves 2.3 times better performance compared to CONNECT.
      PubDate: Sun, 15 Mar 2015 08:48:59 +000
       
  • Optimization of Lookup Schemes for Flow-Based Packet Classification on
           FPGAs

    • Abstract: Packet classification has become a key processingfunction to enable future flow-based networking schemes. Asnetwork capacity increases and new services are deployed, bothhigh throughput and reconfigurability are required forpacket classification architectures. FPGA technology can providethe best trade-off among them. However, to date, lookupstages have been mostly developed as independent schemesfrom the classification stage, which makes their efficient integration on FPGAs difficult. In this context, we propose a newinterpretation of the lookup problem in the general context ofpacket classification, which enables comparing existing lookupschemes on a common basis. From this analysis, we recognizenew opportunities for optimization of lookup schemes and theirassociated classification schemes on FPGA. In particular, wefocus on the most appropriate candidate for future networkingneeds and propose optimizations for it. To validate our analysis,we provide estimation and implementation results for typicallookup architectures on FPGA and observe their conveniencefor different lookup and classification cases, demonstrating thebenefits of our proposed optimization.
      PubDate: Sun, 08 Mar 2015 11:25:26 +000
       
  • Using Genetic Algorithms for Hardware Core Placement and Mapping in
           NoC-Based Reconfigurable Systems

    • Abstract: Mapping of cores has been an important activityin NoC-based system design aimed to find the best topologicallocation onto the NoC, such that the metrics of interest canbe greatly optimized. In the last years, partial reconfigurablesystems (PRSs) have included Networks-on-Chips (NoCs) as theircommunication structure, adding complexity to the problem ofmapping. Several works have proposed specific and robust NoCarchitectures for PRSs, forming indirect and irregular networks,in which cases the mapping and placement problems mustbe treated altogether. The placement deals with the physicalpositioning of those cores inside the reconfigurable device. Upto now, to the best of our knowledge, the mapping-placementproblem for those kinds of architectures has not been addressedyet. In this work, the problem formalization for the design-timehardware core placement and mapping in PRS-NoCs is proposedand methodologies for solving it with genetic algorithms (GAs)are presented. Several GA crossovers and methodologies are comparedfor obtaining the best solution. Results have shown that bestGA solution obtained, in average, communication costs with 4%of penalty when compared with global minimum cost, obtained ina semiexhaustive approach. In addition, the algorithm presentslow execution times.
      PubDate: Mon, 02 Feb 2015 13:38:30 +000
       
  • Scalable Fixed Point QRD Core Using Dynamic Partial Reconfiguration

    • Abstract: A Givens rotation based scalable QRD core which utilizes an efficient pipelined and unfolded 2D multiply and accumulate (MAC) based systolic array architecture with dynamic partial reconfiguration (DPR) capability is proposed. The square root and inverse square root operations in the Givens rotation algorithm are handled using a modified look-up table (LUT) based Newton-Raphson method, thereby reducing the area by 71% and latency by 50% while operating at a frequency 49% higher than the existing boundary cell architectures. The proposed architecture is implemented on Xilinx Virtex-6 FPGA for any real matrices of size , where and by dynamically inserting or removing the partial modules. The evaluation results demonstrate a significant reduction in latency, area, and power as compared to other existing architectures. The functionality of the proposed core is evaluated for a variable length adaptive equalizer.
      PubDate: Sun, 14 Dec 2014 00:10:17 +000
       
  • Multi-Softcore Architecture on FPGA

    • Abstract: To meet the high performance demands of embedded multimedia applications, embedded systems are integrating multiple processing units. However, they are mostly based on custom-logic design methodology. Designing parallel multicore systems using available standards intellectual properties yet maintaining high performance is also a challenging issue. Softcore processors and field programmable gate arrays (FPGAs) are a cheap and fast option to develop and test such systems. This paper describes a FPGA-based design methodology to implement a rapid prototype of parametric multicore systems. A study of the viability of making the SoC using the NIOS II soft-processor core from Altera is also presented. The NIOS II features a general-purpose RISC CPU architecture designed to address a wide range of applications. The performance of the implemented architecture is discussed, and also some parallel applications are used for testing speedup and efficiency of the system. Experimental results demonstrate the performance of the proposed multicore system, which achieves better speedup than the GPU (29.5% faster for the FIR filter and 23.6% faster for the matrix-matrix multiplication).
      PubDate: Thu, 27 Nov 2014 06:22:28 +000
       
  • Low-Cost Fault Tolerant Methodology for Real Time MPSoC Based Embedded
           System

    • Abstract: We are proposing a design methodology for a fault tolerant homogeneous MPSoC having additional design objectives that include low hardware overhead and performance. We have implemented three different FT methodologies on MPSoCs and compared them against the defined constraints. The comparison of these FT methodologies is carried out by modelling their architectures in VHDL-RTL, on Spartan 3 FPGA. The results obtained through simulations helped us to identify the most relevant scheme in terms of the given design constraints.
      PubDate: Wed, 19 Nov 2014 08:50:55 +000
       
  • TreeBASIS Feature Descriptor and Its Hardware Implementation

    • Abstract: This paper presents a novel feature descriptor called TreeBASIS that provides improvements in descriptor size, computation time, matching speed, and accuracy. This new descriptor uses a binary vocabulary tree that is computed using basis dictionary images and a test set of feature region images. To facilitate real-time implementation, a feature region image is binary quantized and the resulting quantized vector is passed into the BASIS vocabulary tree. A Hamming distance is then computed between the feature region image and the effectively descriptive basis dictionary image at a node to determine the branch taken and the path the feature region image takes is saved as a descriptor. The TreeBASIS feature descriptor is an excellent candidate for hardware implementation because of its reduced descriptor size and the fact that descriptors can be created and features matched without the use of floating point operations. The TreeBASIS descriptor is more computationally and space efficient than other descriptors such as BASIS, SIFT, and SURF. Moreover, it can be computed entirely in hardware without the support of a CPU for additional software-based computations. Experimental results and a hardware implementation show that the TreeBASIS descriptor compares well with other descriptors for frame-to-frame homography computation while requiring fewer hardware resources.
      PubDate: Mon, 10 Nov 2014 12:56:39 +000
       
 
 
JournalTOCs
School of Mathematical and Computer Sciences
Heriot-Watt University
Edinburgh, EH14 4AS, UK
Email: journaltocs@hw.ac.uk
Tel: +00 44 (0)131 4513762
Fax: +00 44 (0)131 4513327
 
Home (Search)
Subjects A-Z
Publishers A-Z
Customise
APIs
Your IP address: 54.197.150.255
 
About JournalTOCs
API
Help
News (blog, publications)
JournalTOCs on Twitter   JournalTOCs on Facebook

JournalTOCs © 2009-2016